Abstract
Introduction
A high performance VLSI chip prefers SRAM based cache which increases the speed of data flowing in the circuit so system speed increases. Dynamic power dissipation is the main concern of the total power dissipation at above 180nm CMOS technology, but as scale down the CMOS technology, leakage power dominates and degrades the performance of the chip according to the survey of ITRS (international technology roadmap for semiconductors) [2] .
Liang Wen presented [1] , single ended, robust 8T SRAM cell for low voltage operation. Single bit-line scheme has been used to achieve write and read operations by which read and write stability improves. This work has carried out at ultra low voltage which results power dissipation reduces also. In [2] , Neeraj Kr. Shukla has presented a novel architecture i.e. P3 SRAM bit-cell for Experimental result shows that given design dissipates less leakage comparative to the conventional 6T SRAM bit-cell.In [3] Deepak Mittal has discussed leakage reducing the power consumption. In this work mainly focus on the active and standby leakage power for reducing the total power dissipation in the cell. power reduction. In this work power gating techniques are applied in sense SRAM amplifiers for decreasing the leakage power. Additionally which is also contributes in the total power consumption that is also reduced. This technique is very efficient and reduces total power dissipation approximately 99% than other techniques. In [12] , Shilpi Birla has discussed about stability parameter with the leakage power in the SRAM bit cell. In this work, a novel PP based 9T SRAM cell has presented for the better stability and reduced leakage power to the existing design of the 6T SRAM cell and the 8T SRAM cell.
Conventional 6T SRAM bit -cell design

Figure 1. Schematic of conventional 6T SRAM bit -cell
In the conventional 6T SRAM design, operations are performed when the word line(WL) is asserted. Operations are performed by two opposite inverter pairs through I/O ports. In the conventional 6T SRAM bit -cell, two bit lines are used; BL (bit line) and BLB (bit line bar) for performing the operations in the 6T SRAM bit -cell design. Q and QB are the output storage ports in the Figure [1] .
Basically 3 types of operations are performed.
A. Write operation
For write "1" at the storage node Q, BL passes "1" to the storage node Q when WL asserts. Due to the two opposite inverter pairs action, data bit will flip on the another storage node of the cell. So, "0" is stored on the storage node QB. To write data bit "0", zero will pass by the BL to the storage node Q.
B. Read operation
Read operation is also performed when BL and BLB are in precharge state. When WL enables, Stored data in the SRAM cell is shown by the output ports (Q and QB).
C. Hold operation
In this operation, word line is disabled. Stored data hold by the inverter pairs transistors. No switching action occurs in this standby mode.
In this conventional 6T SRAM bit -cell design, leakage power dissipation becomes the major issue as we scales down the CMOS technology. Due to which total power consumption in the design will increase and affects other performance parameters.
Existing 8T SRAM bit -cell design
In this figure [2] , single ended 8T SRAM bit -cell is presented. In this design, readwrite operations are performed by single bit -line. Read noise margin is enhanced by the cutting off the positive feedback loop of the two opposite asymmetrical inverter pair.
Figure 2. Schematic of existing 8T SRAM bit -cell
In this existing 8T SRAM bit -cell read and write operations are held when the WL (Word Line) goes low. For read and write mode, RWL (Read Word Line) and WWL (Write Word Line) must be enabled high respectively. In case of write data bit "1", this design limits to write data bit "1" because of weak "1" pass by NMOS to the storage node in the cell. But it is overcome by using the assist techniques. After passing data bit "1" to the storage node, WWL goes off and design comes in the standby mode so data bit "1" reached to approximately VDD level. Read operation is held by RWL goes to high. With that RBL (Read Bit Line) enables. Stored data bit can read on output nodes (Q and QB) in Figure [ 
Proposed Asynchronous Single Ended 8T SRAM bit -cell
The proposed design is operated at low voltage at deep sub -micron CMOS technology. In this proposed work integrated approach is applied for low power consumption design. For reducing active power consumption, low voltage and Single Ended bit line is used when the memory is operational (active mode). And gated -ground PMOS are employed to lower the gate leakage current and full supply body biasing scheme is applied to lower the sub threshold leakage current.
Figure 3. Schematic of Proposed Asynchonous Single Ended 8T SRAM bitcell
Due to this total standby leakage reduces. When the proposed cell is in active mode, gated-ground PMOS are turned off. So, series stacking effect of the two PMOS (PMOS placed between cell and ground) reduces the leakage which effect in stable and increased read noise margin where storage node does not floats. When the cell is in standby mode (WLB = 0), sub threshold leakage reduces with the gate -ground PMOS are turned on and full supply body bias reduces gate leakage currents. Due to reduction of active and standby leakage dissipation in the cell, total power consumption of the cell is greatly reduced.
WL (Word Line) is active low for read and write operation. While active high during hold mode and WLB (Word Line Bar) is vice -versa. To enable the read and write mode, RWL (Read Word Line) and WWL (Write Word Line) will be active high respectively.
Write Operation with Single Bit Line
When the cell is in write "1" mode, WL is active low (WL=0) and WLB will be active high, with the WWL is asserts. After asserting WWL, WBL is also enables. Transistors NM1 and PM2 are turned off so due to this WBL is directly transferred data bit "1" to the storage node Q via NM3 transistor. In this write operation, storage nodes Q and QB do not tolerate any disturbance problem because of the single bit line scheme by which positive feedback loop of the cross coupled inverter is cut off by transistors NM1 and PM2 which enhances the noise margin [1] . Due to weak 1 pass through NM3, storage node could not reach at VDD level. But by employing assist techniques and stacking effect, successfully data bit "1" write in the proposed bit -cell when cell enters into standby mode. Due to low leakage by the gated -ground PMOS transistors (PM3 and PM4) with full supply body biasing, storage node easily reached to VDD level in the inactive mode. While writing data bit "0" in the memory cell, it is normally achieved because the strong 0 pass by NMOS (NM3).
Read Operation with Single Bit Line
WL is active low with the RWL goes to high. After enabling RWL, RBL goes to VDD level.WLB is active high. Now stored data is passing through the transistors NM2 and NM4 to the output nodes. By enabling the non destructive read operation i.e. (transistor NM1 is turned off), the dedicated read path temporally decouples from the storage nodes [1] . In this proposed design, read data bit "0" not floats much because leakage current is lowered here. So accumulation of charge at storage nodes is very less. The proposed design achieves 99.92% standby leakage power reduction from the existing 8T SRAM cell design at 0.7volt voltage supply. Along with proposed SRAM bit cell achieves 99.88% standby leakage power reduction from the conventional 6T SRAM cell at 0.7volt voltage supply.
Analysis and Simulation Work
Operation Performance in the Proposed Design
Leakage Power Dissipation
Write '1' Power Consumption
From Figure [6] shows Power Consumption for writing data bit "1" of conventional 6T SRAM bit cell, existing 8T SRAM bit cell and the proposed P-P based single ended 8T SRAM bit cell at different voltage supply is given. Also Figure [7] shows the result of active power consumption to write "1" at 0.7v supply voltage. LINE 1 and LINE 2 shows in Figure [7] that proposed cell reduces active power consumption 11.76% from the existing 8T SRAM bit cell and also reduced 95.8% power consumption from the conventional 6T SRAM cell design respectively. Experimental result shows that the proposed 8T SRAM bit cell design reduces 99.93% of total average power from the existing 8T SRAM design and 80.63% from the conventional 6T SRAM bit cell at 0.7volt voltage supply.
Total Average Power Consumption
Stability Analysis
Stability calculated by N-curve analysis. In this work, Read Stability of proposed 8T SRAM bit cell is similar with the existing 8T SRAM bit cell. But write ability of proposed cell is increased 0.5% from the existing 8T SRAM cell at 0.7v supply voltage. Conventional 6T SRAM bit cell has very less stability compare to proposed design at 0.7v at 45nm CMOS technology.
Conclusions
In this paper, Low Leakage Asynchronous Single Ended 8T SRAM bit cell is proposed. The proposed design utilizes an integrated approach gated -ground PMOS with full supply body biasing. Experimental result shows that the proposed 8T SRAM bit cell design at 0.7volt voltage supply, achieved 99.92% standby leakage power reduction from the existing 8T SRAM design and 99.88% standby leakage power reduction from the conventional 6T SRAM cell. Also reduces write "1" active power consumption 11.76% from the existing SRAM bit cell and 95.8% power consumption from the conventional 6T SRAM cell design. So that proposed design achieved total average power consumption 99.93% from the existing 8T design and 80.63% from the conventional 6T SRAM cell. Along with this proposed 8T SRAM bit cell Area and delay are compromised in the proposed single ended asynchronous 8T SRAM bit cell.
Future Scope
Area can be optimized in the proposed Low Leakage Asynchronous Single Ended 8T SRAM bit cell with reduced delay. There are many area reduction techniques available. By employing appropriate technique in the proposed design, area can be improved along with stability while maintaining the other parameters in the memory cell.
